电磁兼容工程师网

标题: 翻译 [打印本页]

作者: zj1028121713    时间: 2014-12-4 10:31
标题: 翻译
Do not place vias between adjacent complementary clock traces and avoid differential vias. Vias, placed in one signal of a differential-pair must be matched by a via in the complement. Differential vias can be placed within length BO if needed to shorten length BO.




欢迎光临 电磁兼容工程师网 (http://bbs.emcmark.com/) Powered by Discuz! X3.4